

Faculty: FACULTY OF ELECTRICAL ENGINEERING	
Subject : ELECTRICAL ENGINEERING LABORATORY	Review : Release Date : 16 March 2026 Last Amendment Procedure Number
Subject Code : SKEL 3742	



**FAKULTI KEJURUTERAAN ELEKTRIK
UNIVERSITI TEKNOLOGI MALAYSIA
KAMPUS SKUDAI
JOHOR**

**SKEL 3742
VLSI SYSTEM DESIGN LAB**

Lab Project : VLSI Physical Design with OpenLane EDA

Prepared by : 1. Prof. Madya Ir. Dr. Ab Al-Hadi bin Ab Rahman Signature & Stamp :  ASSOC. PROF. IR. DR. AB AL-HADI AB RAHMAN Faculty of Electrical Engineering Universiti Teknologi Malaysia 81310 Johor Bahru Johor Date: 16 March 2026	Approved by: Name:  PROF. IR. DR. RUBITA SUDIRMAN HEAD OF DEPARTMENT DEPT. OF ELECTRONIC AND COMPUTER ENGINEERING FACULTY OF ELECTRICAL ENGINEERING UNIVERSITI TEKNOLOGI MALAYSIA 81310 JOHOR BAHRU, JOHOR email: rubita@utm.my Signature & Stamp: Date: 19/3/2026
---	---

VLSI Physical Design Lab (Labsheet)

Faculty of Electrical Engineering


Universiti Teknologi Malaysia

Task

- Perform RTL design verification and implement a complete physical design of a baseline complex digital system, from RTL to GDS which includes synthesis, floorplanning, placement, routing, DRC, and LVS verifications.
- Modify the baseline design for different physical layout design parameters and/or constraints. Rerun physical implementation and compare PPA parameters between the baseline and your proposed modification. Some examples of modifications:
 - o RTL design parameters
 - o Synthesis constraint
 - o Floorplan Aspect ratio
 - o Floorplan utilization rate
 - o Configurations of Power and Ground nets
 - o Placement optimization options
 - o Clock tree optimization options
 - o Routing optimization options
- **IMPORTANT:** Make sure you achieved positive slacks in your timing analysis and that your designs are free from any DRC or LVS errors.
- Demo your chip design and show correct functionality and analysis for both the baseline and modified designs.
- Write a final report on your project.

Steps to complete the Project

1. The overall project flow is given below:



2. Obtain the RTL design specifications from your lab instructor.
3. Design a RTL testbench and verify the given RTL module using EDA Playground. Show the simulation results are correct using several feasible test patterns.
4. Perform RTL synthesis and analyze for initial PPA.
 - o WNS (Setup)
 - o WNS (Hold)
 - o Dynamic Power
 - o Leakage Power
 - o Total Power
 - o Number of combinational cells
 - o Number of sequential cells

- o Total number of cells
- 5. Perform chip floorplanning and determine the parameters.
 - a. Chip width
 - b. Chip height
 - c. Chip area
 - d. Chip aspect ratio
- 6. Perform cell placement, clock tree synthesis, and routing. Analyze for final PPA.
 - a. WNS (Setup)
 - b. WNS (Hold)
 - c. Dynamic Power
 - d. Leakage Power
 - e. Total Power
 - f. Number of combinational cells
 - g. Number of sequential cells
 - h. Total number of cells
- 7. Perform DRC and LVS verifications and report the results.
 - a. Number of DRC errors
 - b. DRC errors fixed
 - c. Number of LVS errors
 - d. LVS errors fixed
- 8. Perform modifications to your design (in any stage from steps 2 to 6) and compare the PPA and layout results with the baseline design.
- 9. In your demo and report, discuss the following:
 - a. Is there any difference in PPA between post-synthesis and post-place and route designs? If so, why is this the case?
 - b. What modifications have you made to the original baseline design? Are there any specific challenges faced in implementing the new design?
 - c. Compare the PPA between baseline and new design. What have you improved in the new design compared to the baseline?