

Faculty: FACULTY OF ELECTRICAL ENGINEERING	
Subject : ELECTRICAL ENGINEERING LABORATORY	Review : Release Date : 16 March 2026 Last Amendment Procedure Number
Subject Code : SKEL 3742	



**FAKULTI KEJURUTERAAN ELEKTRIK
UNIVERSITI TEKNOLOGI MALAYSIA
KAMPUS SKUDAI
JOHOR**

**SKEL 3742
VLSI SYSTEM DESIGN LAB**

Student Pack : VLSI Physical Design with OpenLane EDA Tutorial

Prepared by : 1. Prof. Madya Ir. Dr. Ab Al-Hadi bin Ab Rahman Signature & Stamp :  ASSOC. PROF. IR. DR. AB AL-HADI AB RAHMAN Faculty of Electrical Engineering Universiti Teknologi Malaysia 81310 Johor Bahru Johor Date: 16 March 2026	Approved by: Name:  PROF. IR. DR. RUBITA SUDIRMAN HEAD OF DEPARTMENT DEPT. OF ELECTRONIC AND COMPUTER ENGINEERING FACULTY OF ELECTRICAL ENGINEERING UNIVERSITI TEKNOLOGI MALAYSIA 81310 JOHOR BAHRU, JOHOR email: rubita@utm.my Signature & Stamp: Date: 19/3/2026
---	---

VLSI Physical Design Lab Tutorial

Faculty of Electrical Engineering

Universiti Teknologi Malaysia

16 March 2026

Platform: VMWare Workstation

Linux: Almalinux 9.5

Design Example: 32-bit multiplier

Task: Complete this tutorial by filling in the blank spaces in red fonts


Preliminary

- Familiarize with basic Linux commands and operations, such as, cd, pwd, ls, mkdir, etc.
- Open Linux Terminal and setup with three Terminal tabs for Tools, Report, and Layout.

Tools: For running the tools command (e.g., run_synthesis etc.)


Report: For opening the logs and results files to view design parameters

Layout: For viewing chip layout using the KLayout tool



- Main tools and project directory of OpenLane is at **~/Projects/OpenLane**. Designs are stored at **~/Projects/OpenLane/designs**.

d. Overall Project flow is given below:




1. Create the Design Files

- a. Navigate to your OpenLane directory (in **Report** tab) and set up the structure:
`~/Projects/OpenLane/designs/multiplier/src`
- b. Create or copy the Verilog design file **multiplier.v** in
`~/Projects/OpenLane/designs/multiplier/src/multiplier.v`
- c. Create or copy the Verilog testbench file **tb_multiplier.v** in
`~/Projects/OpenLane/designs/multiplier/tb/tb_multiplier.v`
- d. The design is basically a synchronous 32-bit multiplier with registers. We use input and output registers. This is crucial for timing closure; without

them, the "combinational path" from input pin to output pin would be too long for high clock speeds.

2. Simulating the design


- a. For functional simulation, we will be using the open-source EDA Playground.
- b. **Open EDA Playground using Firefox:** Go to edaplayground.com.
- c. **Input the Code:**
 - i. **Right Pane (multiplier.v):** Paste your module multiplier code here.
 - ii. **Left Pane (tb_multiplier.v):** Paste the testbench code here.



```
1 // Code your testbench here
2 // or browse Examples
3 timescale 1ns/1ps
4
5 module tb_multiplier;
6     // Signals
7     reg clk;
8     reg [31:0] a;
9     reg [31:0] b;
10    wire [63:0] product;
11
12    // Instantiate the Unit Under Test (UUT)
```

```
1 // Code your design here
2 module multiplier (
3     input clk,
4     input [31:0] a,
5     input [31:0] b,
6     output reg [63:0] product
7 );
8     reg [31:0] a_reg, b_reg;
9
10    always @(posedge clk) begin
11        a_reg <= a;
12        b_reg <= b;
```

- d. **Configure the Sidebar (Tools & Simulators):**
 - i. **Testbench + Design:** Select **SystemVerilog/Verilog**.
 - ii. **Tools & Simulators:** Choose **Icarus Verilog X.0**
 - iii. **Check the box: Open EPWave after run** (this is crucial for seeing the waveform).
 - iv. **Click Save.**
- e. Click the **Run** button in the top header.
- f. **View Results:**
 - i. **Console View:** Look at the bottom "Logs" pane. You will see the \$monitor output showing the calculations.
 - ii. **Waveform View:** A new tab (EPWave) will open automatically. Click "Get Signals" or look at the tree on the left to add a, b, and product to the window.



3. Configure the Design (config.json)

- a. Create the configuration file below in
~/Projects/OpenLane/designs/multiplier/config.json

```
{
  "DESIGN_NAME": "multiplier",
  "VERILOG_FILES": "dir::src/multiplier.v",
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 10.0,
  "FP_SIZING": "relative",
  "FP_CORE_UTIL": 40,
  "PL_TARGET_DENSITY": 0.45,
  "SYNTH_STRATEGY": "AREA 0"
}
```

- b. This file controls your constraints. We will start with a conservative 100MHz clock (period = 10ns). **SYNTH_STRATEGY: AREA 0** tells the tools to focus on making the circuit as small as possible.

4. Run Synthesis & Initial PPA Analysis

- a. In the **Tools** tab, Go to the ~/Projects/OpenLane, and run the command to load the tools:

```
make mount PDK_ROOT=/opt/sky130_pdk
./flow.tcl -design multiplier -interactive
package require openlane
prep -design multiplier -overwrite
```

```
[INFO]: Preparing LEF files for the max corner...
% package require openlane
1.0.2
% prep -design multiplier -overwrite
[INFO]: Using configuration in 'designs/multiplier/config.j
[INFO]: PDK Root: /root/.ciel
[INFO]: Process Design Kit: sky130A
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Optimization Standard Cell Library: sky130_fd_sc_hd
[INFO]: Run Directory: /openlane/designs/multiplier/runs/RU
.11
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
%
```

Running the flow.tcl script “loads” the tool where tool commands can be run at “%”.

- b. Next, we will synthesize the multiplier design. Run the command:

run_synthesis -overwrite

```
INFO: Preparing cell files for the max corner...
% run_synthesis -overwrite
[STEP 1]
[INFO]: Running Synthesis (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/synthesis/1-synthesis.log)...
[STEP 2]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/synthesis/2-sta.log)...
% 
```

This runs the synthesis process to obtain the initial power, performance, and area parameters. As we can see, the synthesis (**1-synthesis.log**) and timing analysis (**2-sta.log**) run log is written. Any errors or status can be found from these log files.

Take note of the run directory, for example above,

RUN_2026.03.09_14.25.11. This is where all the log and results are stored.

5. Analyzing synthesis PPA results

- a. Once synthesis finishes, it will print a summary of the gates used. You can find the detailed reports in:

~/Projects/OpenLane/designs/multiplier/runs/RUN_XXX/reports/synthesis/

- b. Open the file **1-synthesis_pre.stat** from the above directory (using any text editor such as vim or gedit), e.g.:

```
[user@localhost OpenLane]$ gvim designs/multiplier/runs/RUN_2026.03.09_14.25.11/reports/synthesis/1-synthesis_pre.stat
```

Take note of the cell count:

Number of cells:

Sequential logic cells:

Combinational logic cells:

- c. Hint: you can use the Grep command to easily find the “cells” information:
- d. Open the file **1-synthesis.AREA_0.stat.rpt** from the above directory and find the post synthesis resource information.

```
[user@localhost OpenLane]$ gvim designs/multiplier/runs/RUN_2026.03.09_14.25.11/reports/synthesis/1-synthesis.AREA_0.stat.rpt
```

post-synthesis cell count and area:

Number of cells:

Chip area:

- e. Timing and area information can be found here:

~/Projects/OpenLane/designs/multiplier/runs/RUN_XXX/logs/synthesis/x-sta.log

```
[user@localhost OpenLane]$ gvim designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/synthesis/2-sta.log
```

Find the slack and power information:

Internal power:

Switching power:

Leakage power:

Total power:

- f. Also in the same log file, find the timing information:

Worst negative slack (Setup):

Worst slack (hold):

Positive slack means timing is achieved. Negative slack needs to be fixed.

- g. Exercise: Modify the clock period (**config.json**) to 5 ns and record new the PPA results.

(Hint: you need to unmount the tool, modify the config.json file, and re-run synthesis).

Pre-synthesis cell count:

Post-synthesis cell count:

Total power:

WNS (Setup):

WNS (Hold):

6. Running chip floorplanning

- a. Floorplanning prepares the chip layout in terms of core utilization, aspect ratio, and core margin, etc.
- b. First, we need add/modify some constraints. We can modify the constraint directly in the tool.

```
% set ::env(FP_CORE_UTIL) 40
40
% set ::env(FP_ASPECT_RATIO) 1
1
% set ::env(CORE_MARGIN) 10
10
%
```

In the above, we are setting a 40% core utilization, chip aspect ratio of 1 (perfect square), and core margin (space between I/O pins and wiring) of 10um.

- c. Run the command **run_floorplan** to create the floorplan based on our constraints.

```
% run_floorplan -overwrite
[STEP 3]
[INFO]: Running Initial Floorplanning (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 380.88 and height 380.8.
[STEP 4]
[INFO]: Running IO Placement...
[STEP 5]
[INFO]: Running Tap/Decap Insertion (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/floorplan/5-tap.log)...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[STEP 6]
[INFO]: Generating PDN (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/floorplan/6-pdn.log)...
%
```

Again, several log files are generated to check for errors and status.

Reports and results can also be found within the directory above.

The tool is doing three major things right now:

Defining the Boundary: It calculates the total area needed based on your gate count from synthesis divided by 0.40.

Placing the I/O Pins: It spreads your 32-bit a, 32-bit b, and 64-bit product pins around the edges.

Creating the PDN (Power Distribution Network): It lays down the "Power Stripes" (VDD and VSS) so every gate in the multiplier has electricity.

- d. Lets view the generated floorplan. For this, we need to generate the GDS of the floorplan. Type in **run_magic**.

```
% run_magic
[STEP 7]
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: designs/multiplier/runs/RUN_2026
.03.09_14.25.11/logs/signoff/7-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Generating lef with Magic (/openlane/designs/multiplier/runs/RUN_2026
.03.09_14.25.11/logs/signoff/7-lef.log)...
%
```

After running **run_magic**, we can see that the GDS is generated in the "**results/signoff**" directory, called **multiplier.gds**.

```
[user@localhost OpenLane]$ ls -al designs/multiplier/runs/RUN_2026.03.09_14.2
5.11/results/signoff
total 4752
drwxr-xr-x. 2 root root    142 Mar  9 22:53 .
drwxr-xr-x. 8 root root     98 Mar  9 22:25 ..
-rw-r--r--. 1 root root   3713 Mar  7 17:12 .magicrc
-rw-r--r--. 1 root root 1513512 Mar  9 22:53 multiplier.gds
-rw-r--r--. 1 root root  21619 Mar  9 22:53 multiplier.lef
-rw-r--r--. 1 root root  14755 Mar  9 22:53 multiplier.lef.mag
-rw-r--r--. 1 root root 1789920 Mar  9 22:53 multiplier.mag
-rw-r--r--. 1 root root 1513512 Mar  9 22:53 multiplier.magic.gds
```

- e. To open and view the GDS file, run the commands below in the **~/Projects/OpenLane** directory:


```
xhost +local:docker
```

```
sudo docker run -it -v $(pwd):/openlane -v
/tmp/.X11-unix:/tmp/.X11-unix -e DISPLAY=$DISPLAY
efabless/openlane:latest
```

```
klayout -rd design_name=multiplier
```

```
[user@localhost OpenLane]$ xhost +local:docker
non-network local connections being added to access control list
[user@localhost OpenLane]$ sudo docker run -it -v $(pwd):/openlane -v /tmp/.X11-unix:/tmp/.X11-unix -e DISPLAY=$DISPLAY efabless/openlane:latest
[sudo] password for user:
OpenLane Container (1.1.1):/openlane% klayout -rd design_name=multiplier
Fontconfig error: Cannot load default config file: No such file: (null)
```

- f. In the KLayout editor, Click **File** ☐ **Open** and open the **multiplier.gds**.



Note that this is a chip layout without any cell placement and routing. Verify that you have VDD and GND connections in the chip layout.

- g. To see the actual dimensions of your chip. Look at the log output or check this file:

designs/multiplier/runs/RUN_XXX/results/floorplan/multiplier.def

```
[user@localhost OpenLane]$ gvim designs/multiplier/runs/RUN_2026.03.09_14.25.11/results/floorplan/multiplier.def
[user@localhost OpenLane]$
```

Look for the line:

DIEAREA (0 0) (X Y) ;

The X and Y coordinates are in nanometer.

Take note of the floorplan width and height:

Width:

Height:

7. Running the Placement, CTS and routing

- a. Once floorplanning is complete, the next step is to perform cell placement, clock and signal routing.

- b. To run placement of cells:

run_placement -overwrite

```
% run_placement -overwrite
[STEP 8]
[INFO]: Running Global Placement (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/placement/8-global.log)...
[STEP 9]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/placement/9-gpl_sta.log)...
[STEP 10]
[INFO]: Running Placement Resizer Design Optimizations (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/placement/10-resizer.log)...
[STEP 11]
[INFO]: Running Detailed Placement (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/placement/11-detailed.log)...
[STEP 12]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/placement/12-dpl_sta.log)...
```

- c. To run clock tree synthesis:

run_cts -overwrite

```
% run_cts -overwrite
[STEP 13]
[INFO]: Running Clock Tree Synthesis (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/cts/13-cts.log)...
[STEP 14]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/cts/14-cts_sta.log)...
%
```

- d. To run routing:

run_routing -overwrite

```
% run_routing
[STEP 23]
[INFO]: Running Global Routing Resizer Design Optimizations (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/routing/23-resizer_design.log)...
[STEP 24]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/routing/24-rsz_design_sta.log)...
[STEP 25]
[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/routing/25-resizer_timing.log)...
[STEP 26]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/routing/26-rsz_timing_sta.log)...
[STEP 27]
[INFO]: Running Global Routing (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/routing/27-global.log)...
[INFO]: Starting OpenROAD Antenna Repair Iterations...
[STEP 28]
[INFO]: Writing Verilog (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/routing/27-global_write_netlist.log)...
[STEP 29]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/routing/29-grt_sta.log)...
[STEP 30]
[INFO]: Running Fill Insertion (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/routing/30-fill.log)...
[STEP 31]
[INFO]: Running Detailed Routing (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/routing/31-detailed.log)...
[INFO]: No DRC violations after detailed routing.
[STEP 32]
[INFO]: Checking Wire Lengths (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/routing/32-wire_lengths.log)...
1773069400
```


If there are errors, re-run CTS (**run_cts**) and routing (**run_routing**) command again to perform a second round of routing.

- e. Finally, generate the fully placed and route GDS:

run_magic -overwrite

```
% run_magic -overwrite
[STEP 33]
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/signoff/33-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Generating lef with Magic (/openlane/designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/signoff/33-lef.log)...
```

- f. Check the layout multiplier.gds (“results/signoff” directory) and verify that the cells are placed and signals are routed.



- g. Analyze and compare power and timing results before and after physical design. Look for the file **xx-grt_sta.log (logs/routing)**. This log contains the final timing and power information.

Total power:

WNS (Setup):

WNS (Hold):

8. Running DRC and LVS

- a. Next is to perform physical verification of the design. For this we need to run a DRC (design rule check) and the LVS (layout vs schematic check).

b. To run DRC check:

`run_magic_drc`

```
% run_magic_drc
[STEP 34]
[INFO]: Running Magic DRC (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/signoff/34-drc.log)...
[INFO]: Converting Magic DRC database to various tool-readable formats...
[INFO]: No DRC violations after GDS streaming out.
%
```


If there are DRC errors, you may change the configuration settings (e.g., adjust the utilization and density to be smaller). For example:

```
set ::env(FP_CORE_UTIL) 35
set ::env(PL_TARGET_DENSITY) 0.4
set ::env(FP_TAPCELL_DIST) 13
```

After applying these settings, you need to re-run the whole flow from synthesis to routing, and re-run **magic_drc**.

- c. Once DRC is passed, we can now run LVS.

```
run_magic_spice_export
run_lvs
```




```
lin@: No DRC violations after 300 streaming bit.  
% run_magic_spice_export  
[STEP 35]  
[INFO]: Running Magic Spice Export from LEF (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/signoff/35-spice  
.log)...  
% run_lvs  
[STEP 36]  
[INFO]: Writing Powered Verilog (logs: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/signoff/36-write_powered_de  
f.log, designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/signoff/36-write_powered_verilog.log)...  
[STEP 37]  
[INFO]: Writing Verilog (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/signoff/36-write_powered_verilog.log  
)...  
[STEP 38]  
[INFO]: Running LVS (log: designs/multiplier/runs/RUN_2026.03.09_14.25.11/logs/signoff/38-lvs.lef.log)...  
%
```

First command is to extract parasitics and netlist from the layout, and second command is to run the LVS check.

Check the report here if LVS is passed:

designs/multiplier/runs/RUN_XXX/logs/signoff/XX.lef.lvs.log

```
[user@localhost signoff]$ vim 38-multiplier.lef.lvs.log
```



```
VGND | VGND  
VPWR | VPWR  
-----  
Cell pin lists are equivalent.  
Device classes multiplier and multiplier are equivalent.  
  
Final result: Circuits match uniquely.
```

Look for the last line of the file, **“Circuits match uniquely”**